LIV2/RIPPLE-IDE
1
0
Fork 0
mirror of https://github.com/LIV2/RIPPLE-IDE.git synced 2025-12-06 04:32:42 +00:00
Code Issues Packages Projects Releases Wiki Activity
7 Commits 7 Branches 6 Tags
Go to file
Clone
Open with VS Code Open with VSCodium Open with Intellij IDEA
Download ZIP Download TAR.GZ Download BUNDLE
Matt Harlum a61b822c16 Add Firmware
2023-07-12 08:36:13 +00:00
.github/workflows
Initial commit.
2023-02-09 14:20:20 +01:00
Binary
Add Firmware
2023-07-12 08:36:13 +00:00
Docs
Move ROM and CPLD data connections to buffered side
2023-07-12 10:30:23 +02:00
Gerbers
Move ROM and CPLD data connections to buffered side
2023-07-12 10:30:23 +02:00
Kicad
Move ROM and CPLD data connections to buffered side
2023-07-12 10:30:23 +02:00
RTL
Add Firmware
2023-07-12 08:36:13 +00:00
.gitignore
Initial commit.
2023-02-09 14:20:20 +01:00
README.md
Initial commit.
2023-02-09 14:20:20 +01:00

README.md

PROJECT NAME

Skeleton repo for Hardware projects

Make sure to set project name in all makefiles and in template.xst

PCB

Description
No description provided
Readme 30 MiB
Languages
Verilog 77.1%
Makefile 22.9%