LIV2/GottaGoFaZt3r
1
0
Fork 0
mirror of https://github.com/LIV2/GottaGoFaZt3r.git synced 2025-12-06 00:32:44 +00:00
Code Issues Packages Projects Releases Wiki Activity

Bump DTACK_n up by two clocks bringing it out 30ns sooner

Browse Source
This commit is contained in:
Matt Harlum 2022-07-07 10:25:25 +00:00
parent e12969d6eb
commit 4a4dc06448
3 changed files with 1158 additions and 1157 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2306
Binary/GottaGoFaZt3r.jed
View File

File diff suppressed because it is too large Load Diff

7
RTL/sdram.v
View File

@ -230,10 +230,12 @@ begin
// Wait for tRCD and also wait until we see data strobes before committing writes
access_cycle_wait: begin
`cmd(cmd_nop)
if (z3_state == Z3_DATA)
if (z3_state == Z3_DATA) begin
dtack <= 1;
ram_state <= access_cycle_rw;
else
end else begin
ram_state <= access_cycle_wait; // No data strobes seen yet, hold off
end
end
// Read/Write
@ -242,7 +244,6 @@ begin
// Kickstart will detect the mirror and add 128MB to the free pool rather than 256MB
// This allows for the board to be assembled with 128MB or 256MB without needing separate firmware.
access_cycle_rw: begin
dtack <= 1;
maddr_r[12:0] <= {3'b001,ADDR[27], ADDR[10:2]};
if (!RW) begin
`cmd(cmd_write)

2
RTL/top.v
View File

@ -157,6 +157,7 @@ begin
if (FCS_n_sync[1]) begin
z3_state <= Z3_IDLE;
end else if (autoconfig_dtack && autoconfig_cycle || ram_dtack && ram_cycle) begin
dtack <= 1;
z3_state <= Z3_END;
end
end
@ -169,7 +170,6 @@ begin
dtack <= 0;
end else begin
z3_state <= Z3_END;
dtack <= 1;
end
end
endcase