CIDER/.gitignore
Matt Harlum bcef15d6e2 Begin PCB design
* Added footprint for KEL connector
* Added symbol for CDTV Diag port
* Initial schematic entry
2023-01-22 14:34:16 +01:00

2 lines
13 B
Plaintext