2023-04-25 17:51:57 +02:00
2023-04-25 17:51:57 +02:00
2023-04-25 17:51:57 +02:00
2023-03-01 09:12:47 +00:00
2023-01-22 14:34:16 +01:00
2023-02-28 12:32:34 +00:00
2023-01-30 22:00:06 +01:00
2023-04-24 14:58:21 +00:00

CDTV IDE + RAM

IDE + 11.37 Megabyte Fast RAM + Dual Kickstart flash for the CDTV

PCB

Features

  • Plugs in to the Diagnostic port
  • Autoboot IDE, Kick 1.3 compatible Open Source driver liv2ride.device
  • 11.37MB Fast RAM - 1.5MB $C0/Ranger + 8MB Fast + 1.87 Bonus ($A00000)
  • Dual Kickstart Flash ROM with Extended ROM, programmable in-system

Compatibility

Compatible with kickstart 1.3 and up.

Getting started

  • Ensure the kick flash switch is turned off before using for the first time
  • Plug into the diag port in your CDTV
  • Boot from the CIDER-IDE-Update.adf here to install the IDE ROM
  • Download the software tools from the CIDER-Software release page
  • Consult the software documentation

Switch settings

  1. Fast RAM enable
  2. Ranger / $C0 RAM enable
  3. IDE enable
  4. Kick flash enable

Ordering PCBs

Download the latest Gerbers.zip from the latest release listed on the right-hand side of this page.

Also included in the release are the placement and bom files needed for JLCPCB's assembly service

Programming

Program the CPLD using this jed file - You can find instructions on how to do that here

IDE ROM can be programmed by disabling IDE and booting from the latest CIDER-IDE-Update.adf here.

Software

Various software tools for CIDER are available in the CIDER-Software repository, you can find disk images and .lha files under the Releases section.

Common issues

  • CDTV doesn't boot from IDE: The original CDTV bootstrap does not boot from hard disks by default, only the builtin scsi.device, floppy or cdrom.
    To boot from the HDD I recommend making use of the 2.35 Extended rom from CDTV Land

Acknowledgements

The addition of the Kickstart Flash was inspired by jbilander's awesome Spitfire 2000

License

License: GPL v2

CIDER is licensed under the GPL-2.0 only license

Description
No description provided
Readme 40 MiB
Languages
Verilog 90.4%
Makefile 9.2%
SystemVerilog 0.4%