Stefan Reinauer 1388c1d05b Update design
2025-03-16 17:55:58 +01:00
2025-03-16 17:55:58 +01:00
2025-03-04 22:20:13 -08:00
2025-03-04 22:05:16 -08:00
2025-03-04 22:20:13 -08:00
2025-03-16 17:55:58 +01:00
2025-03-16 17:55:58 +01:00
2025-03-16 17:55:58 +01:00
2025-03-04 22:20:13 -08:00
2025-03-04 22:20:13 -08:00
2025-03-04 22:04:03 -08:00
2025-03-16 17:55:58 +01:00
2025-03-16 17:55:58 +01:00
2025-03-16 17:55:58 +01:00
2025-03-04 22:20:13 -08:00
2025-03-16 17:55:58 +01:00

The file is empty.
Description
No description provided
Readme 27 MiB
Languages
Verilog 50.2%
C 43.9%
Makefile 5.2%
Shell 0.6%
SystemVerilog 0.1%