LIV2/A4092-dev
1
0
Fork 0
mirror of https://github.com/LIV2/A4092-dev.git synced 2025-12-06 00:32:49 +00:00
Code Issues Packages Projects Releases Wiki Activity

Autoconfig update part 2

Browse Source
This commit is contained in:
Stefan Reinauer 2025-07-11 20:11:41 -07:00
parent f902f963d9
commit fa917aa47c
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
RTL/top.v
View File

@ -102,7 +102,7 @@ wire mybus_n; // bus ownership signal
wire bfcs; // The internal, buffered FCS signal
wire [3:0] autoconfig_dout;
wire autoconfig_cfgout;
wire [3:0] scsi_base_addr;
wire [7:0] scsi_base_addr;
wire autoconfig_dtack;
wire scsi_dtack;
@ -176,7 +176,7 @@ always @(negedge Z_FCS_n or negedge IORST_n) begin
end else begin
//master_n_int <= READ;
ADDR[27:8] <= A[27:8];
if (A[31:28] == scsi_base_addr && configured) begin
if (A[31:24] == scsi_base_addr && configured) begin
scsi_addr_match <= 1;
end else begin
scsi_addr_match <= 0;